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Abstract 
 
In this paper, we have experimentally demonstrated, for the 
first time, III-V 4D transistors with vertically stacked InGaAs 
nanowire (NW) channels and gate-all-around (GAA) 
architecture. Novel process technology enabling the transition 
from 3D to 4D structure has been developed and summarized. 
The successful fabrication of InGaAs lateral and vertical NW 
arrays has led to 4× increase in MOSFET drive current. The 
top-down technology developed in this paper has opened a 
viable pathway towards future low-power logic and RF 
transistors with high-density III-V NWs. 
 
Introduction 
 
III-V GAA NWFETs, or III-V 3D transistors, have been 
experimentally demonstrated by a top-down approach, 
showing excellent scalability down to channel length (Lch) of 
50nm [1]. However, the gm, SS, and DIBL are greatly limited 
by the large EOT of the devices [1]. To improve the 
electrostatic control, we demonstrate 2× reduction in EOT 
while maintaining the low gate leakage in this work. 
Furthermore, although lateral (parallel to the wafer surface) 
integration of NWs has been demonstrated with high drive 
current per wire, the overall current drivability of the devices 
is still limited by the pitch of the NWs. To overcome the 
bottleneck of drive current, for the first time, a top-down 
process technology has been developed to fabricate vertically 
stacked (normal to the wafer surface) III-V NWFETs, similar 
to some explored Si NWFETs [2-3]. We call this new type of 
NW devices III-V 4D transistors to distinguish them from III-
V 3D transistors [1] which has only one vertical layer and 
multiple lateral wires. The experimental results, in this paper, 
show that the drive current per wire pitch (Wpitch) greatly 
increases from 3D to 4D structure. This new device concept 
is very promising for future high-speed low-power logic and 
RF applications.  
 
Experiments 
 
Fig.1 shows the diagram of III-V 3D and 4D transistors with 
1×2 and 3×2 NW arrays respectively. Table 1 summarizes the 
samples investigated in this paper, showing the detailed splits 
for the NW array, NW size, EOT and the indium content of 
InGaAs channels. Sample 1 investigates III-V 3D transistors 
with 5nm Al2O3 (EOT=2.2nm) gate dielectric and 
In0.65Ga0.35As incorporation in the NWs to increase gate 
electrostatic control and boost channel mobility, respectively. 
The fabrication process for III-V 3D transistors has been 
developed in Ref. [1]. Al2O3/WN high-k/metal gate stack was 
deposited by atomic layer deposition (ALD). The nanowire 
width (WNW) is varied from 25 to 35nm in 5nm steps. Sample 
2 demonstrates the first III-V 4D transistors with 10nm Al2O3 
(EOT=4.5nm) and 3×2 or 3×4 NW arrays. Fig. 2 shows the 
process flow for III-V 4D transistors. Novel process 
technologies in addition to those developed in [1] are 
highlighted in red. Fig. 3 shows the schematic diagram of the 
key steps in the fabrication process of III-V 4D transistors 
with 3 vertically stacked layers of InGaAs NWs.  
 
The fabrication of III-V 4D transistors started with a 2 inch 
semi-insulating InP (100) substrate. The following layers 
were grown sequentially on the InP substrate: a 100nm 
undoped InAlAs etch stop layer, an 80nm undoped InP 
sacrificial layer, and then three layers of 30nm In0.53Ga0.47As 
channel with a 40nm InP layer in between each channel layer 
(Fig. 3-1). To achieve uniform source/drain doping to contact 
each of the three vertically stacked channel layers, a two-step 
Si implantation was performed at an energy of 20keV and 
60keV each with a dose of 1×1014 cm-2. Rapid thermal 
annealing at 600oC for 15 seconds in N2 was carried out to 
activate the dopants (Fig. 3-2). To enable the formation of 
InGaAs/InP fins with a fin height (HFin) of 200nm via 
reactive ion etching, 10nm ALD Al2O3 was deposited (Fig. 3-
3) and patterned (Fig. 3-4) as a hard mask to replace the 
electron beam resist [1], providing excellent etching selectivity 
and eliminating resist redeposition. A new Cl2/O2 fin etching 
process was developed replacing the BCl3 based etching [1] to 
increase the etch rate and improve the sidewall quality (Fig. 
3-5). HCl-based solution was used to release the NW arrays 
patterned along [100] direction (Fig. 3-6). The InAlAs etch 
stop layer provides a better control of the selective wet 
etching process. After 10% (NH4)2S passivation, the sample 
was immediately loaded to the ALD reactor for Al2O3 and 
WN deposition at 300oC and 385oC respectively (Fig. 3-7). 
CF4/O2 based gate etch process was then performed, followed 
by the electron beam evaporation of Au/Ge/Ni and liftoff 
process to form the source/drain contacts (Fig. 3-8). After the 
formation of the source/drain alloy at 350oC, Cr/Au test pads 
were defined.  
 
Fig. 4(a) shows a top-view SEM image of a III-V 4D 
transistor with 4 parallel NW stacks. Fig. 4(b) shows the fin 
structure after Cl2/O2 dry etching. The InGaAs channel 
layers, InP sacrificial layers and Al2O3 etch mask are 
highlighted. Fig. 4(c)-(d) show the high resolution cross 
sectional TEM images of InGaAs 3×1 and 3×4 NW arrays, 
showing that the ALD gate stack was coated around each 
nanowire. The WNW for layer 1, 2 and 3 is measured to be 20, 
60, and 100nm. A better anisotropic dry etch process needs to 
be developed to have uniform NWs vertically. The HNW for 
each layer is 30nm defined by MBE. The ALD process of 
depositing highly conformal WN films for the gate metal is 
described in Ref [4]. The excellent step coverage of WN was 
examined on a sample of holes with 0.3 μm in diameter and 
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11 μm in depth (aspect ratio = 37:1). As shown in Fig. 5, the 
film thickness was 41 nm and 32 nm in the top and bottom 
zones, giving 78% step coverage on a structure with an aspect 
ratio of 37. A superior conformal ALD WN process is critical 
for the III-V 4D transistor process. All patterns were defined 
by a Vistec VB-6 UHR electron-beam lithography system. A 
Keithley 4200 was used to measure MOSFET output 
characteristics. 
 
Results and Discussion 
 
Fig. 6-8 show the well-behaved output characteristics, 
transfer characteristics, and gm-Vgs of a III-V 3D transistor 
(Sample 1) with Lch=50nm and WNW=25nm. The current is 
normalized by the total perimeter of the NW, i.e. 
WG=2×(WNW+HNW)×(Wire Number). The ION reaches 
1.2mA/µm at Vds=1V and Vgs-VT=1.2V, with maximum 
gm=1.1mS/µm and 1.4mS/µm at Vds=0.5V and 1V 
respectively. Good off-state performance is also achieved 
with SS=94mV/dec and DIBL=50mV/V. Fig. 9-11 show the 
DIBL, SS and VT scaling metrics for Sample 1 compared 
with Sample 3 published in Ref. [1]. The 2× reduction in 
EOT greatly suppressed the short channel effects, evident by 
the dramatic reduction in DIBL, SS and the improvement in 
VT roll-off property. DIBL and SS are unchanged over the 
entire Lch range and show little dependence on WNW, 
indicating an excellent electrostatic control on gate. No 
significant VT roll-off is observed for the Lch studied. Fig. 12-
13 show Ion and gm scaling metrics for WNW=25, 30, and 
35nm. Gradual increase in on-state metrics are obtained due 
to shorter Lch. Higher ION and gm are obtained on devices with 
smaller WNW due to the volume inversion effect [5]. Further 
scaling of WNW down to the sub-10nm regime may require 
new nanowire thinning techniques.  
 
Fig. 14 shows the output characteristics of a Lch=200nm 4D 
transistor with 3×4 NW array (Sample 2). The ION reaches 
1.35mA/µm at Vds=1V and Vgs=2V normalized by perimeter. 
The device shows relatively large off-current, which is 
limited by the leakage current in the top nanowire layer due 
to the lack of optimization in our implantation process. 
Maximum gm of 0.6mS/µm and 0.85mS/µm are obtained at 
Vds=0.5V and 1V respectively, as shown in Fig. 15. The 
perimeter-normalized ION and gm are comparable to those 
obtained from the best device of sample 3 with the same EOT. 
This indicates that the new 4D process technology can 
provide high quality InGaAs NW despite more complicated 
fabrication. The source/drain resistance (RSD) is extracted to 
be ~600Ω·μm, which can be improved by optimizing the 
implantation process. Fig. 16 shows the gate leakage current 
for sample 1, 2, and 3. Sample 2 (4D) shows similarly low 
gate leakage as Sample 3 (3D), while Sample 1 (3D) shows a 
slightly increased leakage at a large gate voltage due to the 
reduction of EOT. Further EOT scaling on both 3D and 4D 
structures is achievable. Fig. 17 depicts gm-Vgs for III-V 4D 
transistors with 3×2 versus 3×4 NW arrays, showing 
increased drivability, e.g. ION, by adding NW stacks. To 
benchmark the overall current drivability for 3D and 4D 
technologies, ION and gm,max are normalized by Wpitch, defined 
as the maximum WNW of the vertical NW stacks. For III-V 
3D transistors, Wpitch=WNW. The ION/Wpitch and gm/Wpitch are 
figures of merit which evaluate the drivability per unit width 
along the plane of the wafer, as shown in Figs. 18-19. Sample 
1 shows 2×ION and 2.5×gm enhancement over Sample 3 due 
to mobility enhancement and EOT scaling. Sample 2 shows 
additional 2×ION and 1.5×gm enhancement over Sample 1 due 
to the introduction of 4D structure despite its larger EOT. 
Maximum ION/Wpitch and gm/Wpitch reaches 9mA/µm and 
6.2mS/µm for 4D FETs, which can be further improved by 
reducing the EOT and RSD [6-9].  
 
Conclusion 
 
We have experimentally demonstrated, for the first time, the 
fabrication process of III-V 4D transistors using ALD high-
k/metal gate stacks. Electrostatic control has been improved 
by 2× EOT scaling. Record high ION/Wpitch and gm/Wpitch of 
9mA/µm and 6.2mS/µm has been obtained for the III-V 4D 
transistors, showing 4× improvement over the III-V 3D 
transistors. The III-V 4D transistor structure is very 
promising for future high-speed low-power logic and RF 
applications.  
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Fig. 1 Schematic diagram of III-V (a) 3D and 
(b) 4D transistors. (c) and (d) show the cross 
sectional views of the NWs for (a) and (b), 
showing 1×2 and 3×2 NW arrays, respectively. 
Fig. 3 Schematic diagram of the key process ste
the fabrication of III-V 4D transistors with 3 laye
InGaAs NWs stacked vertically. 
 
Fig. 5 (a) Top-view and (b)-(c) cross sectional 
images of an ALD WN coated hole sample wi
aspect ratio of 37:1. The film thickness of 41nm, 3
and 32nm was obtained in top, middle and bo
zones, indicating 78% step coverage.  
 
 
Fig. 2 Fabrication process flow for the III-V 4D transistors w
and lateral integrations of InGaAs NWs. Novel process tech
addition to those developed in Ref. [1] are highlighted in red.
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Fig. 4 (a) Top-view SEM image of a III-V 4D transis
Cross-sectional SEM image of a InGaAs/InP fin test
etching with ALD Al2O3 as a hard mask (c) Cross
InGaAs NW stack. The WNW for layer 1, 2 and 3 is m
A better anisotropic dry etch process needs to be dev
30nm defined by MBE. (d) Cross-sectional TEM im
device. 
Fig. 6 Output characteristics of a III-V 
3D FET with 1×4 NW array (Sample 1). 
Current is normalized by the total 
perimeter of the NWs. 
SEM 
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ttom 
ith vertical 
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ray (vertical×lateral), NW size 
for Samples 1 and 2 fabricated 
d Sample 3 in Ref. [1]. 
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Fig. 11 VT scaling metrics for a III-V 3D FET 
with 1×4 NW array (Sample 1) compared with 
Sample 3 in Ref. [1].  
Fig. 14 Output characteristics of a III-V 4D 
FET with 3×4 NW array (Sample 2).  
Fig. 17 gm-Vgs of III-V 4D FETs with 3×2 and 
3×4 NW arrays. The 2× increase in NW number 
results in ~1.5× increase in maximum gm due to 
the variation in NW size, which can be 
improved by optimizing the fabrication process. 
Fig. 8 gm-Vgs of a III-V 3D FET with 
1×4 NW array (Sample 1). 
Fig. 9 D
with 1×
Sample
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. 15 gm-Vgs of a III-V 4D FET with 
3×4 NW array (Sample 2). 
 
Fig. 16 Gate leak
3D and 4D FETs (
Fig. 19 Benc
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and vertical N
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4 NW array (Sample 1) compared with 
 3 in Ref. [1].  
Fig. 10 SS scalin
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Sample 3 in Ref. [
Fig. 13 gm sc
FETs with 1×
showing increa
Fig. 12 ION scaling metrics for III-V 3D 
FETs with 1×4 NW arrays (Sample 1), 
showing increased ION with a reduced WNW. 
Fig. 18 Benchmarking ION per Wpitch for 
Samples 1, 2, and 3, indicating the benefit 
of EOT scaling, mobility enhancement and 
vertical NW stacking from 3D to 4D 
integration.  
age current density for III-V 
Samples 1, 2, and 3). 
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